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We present a simple fabrication technique for lateral nanowire wrap-gate devices with high capacitive coupling
and field-effect mobility. Our process uses e-beam lithography with a single resist-spinning step, and does
not require chemical etching. We measure, in the temperature range 1.5-250 K, a subthreshold slope of
5-54 mV/decade and mobility of 2800-2500 cm2/V s – significantly larger than previously reported lateral
wrap-gate devices. At depletion, the barrier height due to the gated region is proportional to applied wrap-
gate voltage.
PACS numbers: 81.07.Gf,81.05.Ea,73.63.Nm
Nanowire field effect transistors (NWFETs) have
shown promise for device applications in the field
of nanoprocessor and sensors1–4. Several strategies
for improving NWFET device performance have been
reported5–7. A major challenge is to increase the capac-
itive coupling between the gate and the nanowire (NW)
for a better control of the gate response for high fre-
quency applications8. A wrap-gate NWFET, that has a
coaxial gate electrode around the NW device, is an ideal
device geometry where the gate electrode can control the
charge transport effectively. Previous reports on vertical
wrap-around gate NWFET devices made on nanowire
arrays have shown improved performance. However, the
fabrication typically involves several lithography steps5,6.
In a recent work, Storm et al.9 have successfully fabri-
cated a lateral wrap-gate; such devices demonstrate the
potential of wrap-gate NWFET, however; the fabrica-
tion process involves several steps of chemical-etching fol-
lowing deposition of oxides and metal onto the as-grown
NWs (possible only for NWs which are vertically grown
and of low density). It is desirable to develop a gener-
alized method of fabrication that eliminates wet etching
and multiple lithographic steps to avoid damage to the
surface of the NWs which can result in poor mobility.
In this letter, we report a simple fabrication process for
lateral wrap-gate NWFET devices with a single step of
resist spinning together with e-beam lithography to de-
fine source, drain and gate electrodes without any etch-
ing steps. We demonstrate n-type FET behavior with
the application of wrap-gate voltage (Vg) with a large
current on-off ratio (5 × 103). In the depletion region,
we show how the activation energy, which is a measure
of the potential barrier in the gated region with respect
to the un-gated parts of the nanowire, varies with the
application of Vg. We characterize the capacitance of
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FIG. 1. Various steps of lithography used for fabricating
wrap-gate devices. a) Sandwiched nanowire between polymer
e-beam resists of different molecular weights. b) The gate
electrode is patterned by e-beam and developed using a stan-
dard developer. c) 10 nm thick HfO2 is conformally coated by
ALD. d) The source and drain electrodes are written and de-
veloped leading to the structure where the NW is suspended
in three segments. e) The deposition of the electrodes using
chromium and gold by DC magnetron sputtering leads to fab-
rication of drain, source and gate electrodes. f) The last step
consists of liftoff in acetone to remove the polymer resist and
metal layers.
these wrap-gate NWFETs, as well as its subthreshold
slope (SS). The temperature variation (1.5-250K) of SS
(5-54mV/decade) shows how the performance of these
devices improve at low temperatures. The estimated mo-
bility (2800-2500 cm2/V s over the aforementioned tem-
perature range) is an order of magnitude higher than the
recently reported mobility of a wrap-gate device9.
InAs nanowires, ∼ 10− 15µm long and ∼70-100nm in
diameter, are grown via the vapour-liquid-solid technique
as described previously10. As-grown nanowires are soni-
cated in isopropanol (IPA) and dispersed on a predefined
marker patterned on a 300 nm SiO2 substrate coated
with PMMA (Microchem EL9). These NWs are then se-
quentially covered with another 3 layers of PMMA (EL-9,
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2PMMA495, PMMA950). Fig. 1a shows the schematic of
NW sandwiched between layers of e-beam resist. First,
an e-beam exposure is done to define the wrap-gate elec-
trode; this stage allows the length of the wrap-gate, along
the length of the NW, to be precisely defined. After de-
veloping this exposure in a mixture of methyl isobutyl
ketone (MIBK) and IPA, the NW is suspended in the
developed region that defines the length of the wrap-
gate – as shown in Fig. 1b. A gate dielectric consist-
ing of ∼10 nm of HfO2 is coated conformally around the
nanowire by atomic layer deposition (ALD) at a tem-
perature of 120oC (Fig. 1c). It is critical to use a low-
temperature process for HfO2 deposition to prevent hard-
baking the e-beam resist layers (ALD process is given in
supplementary material11). Following this, we pattern
the source and drain electrodes by another e-beam ex-
posure, through the thin HfO2 layer coated all over the
resist. The electron beam at 20 kV can expose the un-
derlying polymer resist layers and this is the key reason
that our process reduces several steps of fabrication. An-
other step of e-beam development in MIBK:IPA leads
to the formation of patterns for the source and drain
electrodes (shown in Fig. 1d). Before depositing the
electrodes we use a NH4Sx treatment for getting bet-
ter Ohmic contacts (described elsewhere12) at the source
and drain electrodes and find that this does not compro-
mise the gate dielectric. Deposition of 100 nm Cr and
300 nm Au in a DC sputtering system defines the source,
drain and gate electrodes in a single metallization step
(a schematic at the end of this step is shown in Fig. 1e).
Sputter deposition of metal is critical as the metal clus-
ters have broader momentum distribution and this en-
sures that the metal is deposited under the NWs leading
to a conformal deposition of metal all around the NW
at the electrodes. The final step consists of a lift-off in
acetone to get the wrap-around gate device (schematic
of the device shown in Fig. 1f). The liftoff step cru-
cially depends on the stack of multilayered resist used
in sandwiching the NW as described earlier. Fig. 2a
shows a scanning electron microscope image of a finished
wrap-gate NWFET, also shows the suspended segments
between the wrap-gate and other two electrodes (device
images with different wrap-gate lengths are shown in sup-
plementary material11). The yield of our technique for
wrap-gate device is 100 percent. This technique does not
require chemical etching and thus applicable not only for
InAs but can be used for NWs of other materials as well.
Fig. 2a shows a tilted angle SEM of a NWFET and the
schematic of the device together with the circuit used for
measurement (Fig. 2b). The room temperature response
of the source-drain current (ISD) with Vg for different ap-
plied source-drain voltage (VSD) is shown in Fig. 2c, and
demonstrates low voltage operation of a typical NWFET.
The I-V shown in Fig. 2d, shows good saturation char-
acteristics, the current on-off ratio being ∼ 5 × 103. We
have studied the temperature dependence of the conduc-
tance as a function of Vg down to 1.5K. Fig. 3a shows
conductance as a function of Vg. The temperature vari-
FIG. 2. (a) A tilted SEM image of a device. The scale
bar corresponds to 1 µm. The NW is suspended 200 nm
above the SiO2 substrate. (b) Schematic of the wrap-gate
nanowire device and the circuit used for electrical transport.
(c) At room temperature, ISD as a function of Vg at different
applied VSD. (d) Room temperature I-V characteristic at
different applied Vg, shows good saturation characteristics.
ation of SS (at zero VSD) can be seen in the inset of
Fig. 3a – a value of 54mV/decade at 250K reduces to
5mV/decade at 1.5K. The conductance is thermally ac-
tivated near the off state of the FET (see Fig. 3b) due
to the potential barrier formed under the wrap-gate (see
Fig. 3c). The activation energy decreases linearly with
applied Vg (Fig. 3c); maximum value of ∼0.17 eV occurs
when the device is completely turned off. This shows that
the gate can effectively push the Fermi level near the cen-
ter of the band gap (0.35 eV). The wrap-gate covers the
middle part of the NW (∼ 4 µm) and this length can be
varied in the lithography step (Fig. 1b). By varying the
wrap-gate potential, we are changing the conductance
G2 of the active region while the two neighboring seg-
ments of the nanowire having conductance G1 and G3
are independent of Vg. This activation behavior can be
understood from the schematic of the band diagram of
the wrap-gated NW given in the inset of Fig. 3c, together
with the resistor model, that is used later to extract field
effect mobility. One important parameter of a FET is
its capacitive coupling with the gate electrode. We have
done a capacitance-voltage (C-V) measurement at room
temperature to get an accurate value of capacitance of
the dielectric between the wrap-gate electrode and the
nanowire. The measured capacitance per unit length is
around ∼ 1.5fF/µm (details of the measurement and fre-
quency response is given in supplementary material11),
much higher than the ∼ 100aF/µm range typically seen
in cylinder-on-plane device configurations13.
Another parameter to benchmark a FET is its field
effect mobility. We have estimated field effect mobility(µ)
from the slope of conductance(G) vs Vg plot (
dG
dVg
), using
3FIG. 3. (a) Field effect transistor (FET) behavior of the
device at different temperatures. Inset shows the plot of the
subthreshold slope vs temperature. (b) Conductance as a
function of temperature when the nanowire is depleted. (c)
Shows the variation of the height of the potential barrier as a
function of Vg. Inset shows the cartoon of the band diagram
of the device. (d) Plot of field effect mobility as a function of
temperature, shows that mobility peaks around 50K.
the expression µ = L
2
C
dG
dVg
, where L and C are the length
of the nanowire and capacitance of the gate dielectric
respectively. The dGdVg , only due to the active part of the
NWFET, is estimated assuming that at some Vg near
flat band, the wire will conduct homogeneously in all
the three parts (this assumption gives us only a lower
bound to the mobility; details are given in supplementary
material11).
Fig. 3d shows the field effect mobility value 2500-2800
cm2/V s, this is comparable to the value obtained pre-
viously on standard InAs NWFET of cylinder-on-plane
geometry10,14. The mobility of our devices is an order
of magnitude larger than the recently reported mobility
(∼ 109cm2/V s) of a wrap-gated device9, where the fabri-
cation process involved many wet etching steps which can
potentially introduce more surface states and thus en-
hance surface scattering. However it is less than the high-
est mobility value reported so far13,15 on InAs nanowires.
It is known that the reason for reduction of mobility in
InAs nanowire from its bulk value is that the surface ac-
cumulation charge contributes significantly in electrical
conduction, and due to the scattering at the surface the
mobility reduces. As a result mobility increases with the
wire diameter13. A possible reason for the lower mo-
bility in our case even with a relatively larger diameter
of the nanowire (∼70nm) is presumably due to the fact
that the twin defect density also increases with the di-
ameter, these twin defects result in additional scattering
and a reduction in mobility14,16. Plot of field effect mo-
bility as a function of temperature, shows that mobility
peaks around 50K; a similar trend in the mobility was
also observed in a previous work13, and it is attributed
to scattering due to surface roughness as well as twin
defects.
In conclusion, we have developed a simple fabrication
technique for lateral wrap-gate NWFET that can be used
for a variety of NW systems. The good capacitive cou-
pling of our devices, and the FET performance including
sub-threshold slope and mobility suggest the potential
use for high-frequency NWFETs. In addition, such de-
vices with good characteristics at cryogenic temperatures
can be used to fabricate on-chip amplifiers for sensitive
measurement of current17 and capacitance18. The wrap-
gate controlled large electric field will be interesting to
study the physics of spin and charge in quasi 1-D systems
with spin-orbit interaction19,20.
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